The structure, methodology and potential of a new design automation tool, POFGEN, for the generation of fixed function VLSI digital filters is described. The system accepts input data in the form of a coefficient vector and uses this to form a pipelined, multiplier-free architecture by employing primitive operator graph synthesis methods. The output from POFGEN is available either in the form of a structure diagram or as hardware description language (HDL) file for direct application specific integrated circuit (ASIC) generation
Sponsorship: The authors would like to thank Sony Broadcast and
Communications, the SERC and Dave Horrocks (UWCC)
for their support and assistance
This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to email@example.com.
By choosing to view this document, you agree to all provisions of the copyright laws protecting it.
Name of Conference: International Symposium on Circuits and Systems
Venue of Conference: Chicago, IL, USA