Skip to content

SNDR sensitivity analysis for cascaded ΣΔ modulators

Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • J Morizio
  • M Hoke
  • T Kocak
  • C Geddie
Original languageEnglish
Title of host publicationIEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century, Geneva
Publisher or commissioning bodyInstitute of Electrical and Electronics Engineers (IEEE)
Publication date28 May 2000
Pages765 - 762
Volume3
ISBN (Print)0780354826
DOIs
StatePublished

Conference

ConferenceInternational Symposium on Circuits and Systems
CountrySwitzerland
CityGeneva
Period1/05/00 → …

Abstract

Cascade, single and multi-bit, ΣΔ architectures provide stable, high order quantization noise shaping used in high resolution A/D conversion. One major disadvantage of cascaded ΣΔ topologies is the extreme SNDR sensitivity to gain mismatch between the analog modulator and the digital error correction logic. This paper will investigate this SNDR sensitivity phenomenon for a 6th order, 1-bit quantizer and 4th order, 5-bit quantizer cascaded ΣΔ A/D system. Circuit parameters of the switched capacitor integrator such as amplifier open loop gain, integrator gain, and amplifier offsets and layout parasitics are characterized

Additional information

Conference Proceedings/Title of Journal: IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century Conference Organiser: IEEE Rose publication type: Conference contribution Terms of use: Copyright © 2000 IEEE. Reprinted from IEEE International Symposium on Circuits and Systems, 2000 (ISCAS 2000). This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

Documents

DOI

Research areas

  • cascade networks, integrating circuits, network parameters, sigma-delta modulation

Event

International Symposium on Circuits and Systems

Duration1 May 2000 → …
CountrySwitzerland
CityGeneva

Event: Conference

View research connections

Related faculties, schools or groups