Skip to content

Using media processors for low-memory AES implementation

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Original languageEnglish
Title of host publicationApplication-specific Systems, Architectures and Processors - ASAP 2003
Publisher or commissioning bodyInstitute of Electrical and Electronics Engineers (IEEE)
Pages144--154
DatePublished - 2003

Abstract

Most performance studies of AES make traditional space versus time trade-offs by allowing large look-up tables to accelerate operations that would normally be calculated by the processor. However, AES is a versatile algorithm and can also be optimised for low-memory use in constrained environments. In this paper we investigate the possibility of getting the best of both worlds -- an application specific hardware and software solution that has a low dependency on memory yet still executes fast enough to consider for use in production systems. The resulting software is attractive in high level design since it allows AES to be more easily deployed as a composable element in larger systems and scale better as processor speed increases.

Documents

View research connections

Related faculties, schools or groups